Mandatory requirements:
• Mid-label, 3-7 years of experience in FPGA %28and not only ASIC%29 verification.
• Experience in building environments and reification and setting up the chip%27s testing system.
• Experience in UVM methodology.
• Work in a Linux environment.